The precision of the output current of the pulse power applied to precision electroplating is an important factor that affects the quality of the plating. To accurately control the current requires precision acquisition of the power voltage in real-time. This paper introduces the hardware interface and the implementation procedures of the voltage acquisition module in detail. In the voltage acquisition module, FPGA is the main controller and the AD7888 is an analog to digital converter (ADC). They are linked by the SPI bus. The program is based on the timing of AD7888 interface. It can realize the SPI bus serial communication between FPGA and AD7888 and take up fewer resources. Based on the real-time acquisition voltage of AD7888, we choose the proper duty cycle step size in different voltage intervals by fitting the power characteristic curve, so as to achieve fast and accurate adjustment of the pulse power supply voltage.
INTRODUCTION
Electroplating is a technique commonly used to improve the appearance and surface properties of the workpiece. Pulse electroplating can obviously improve the quality of the coating by using pulse current. Pulse electroplating power is a device to produce pulse waveform, and the stability of its output current is an important factor that affecting the quality of the electroplating layer. In general, the current is precisely controlled by monitoring the current value in real-time. During the commissioning of the pulse power supply, the voltage at both ends of capacitor is used as reference voltage, and the voltage's stability is much higher than that of current. By collecting voltage value in real time, the error of data acquisition can be reduced obviously. When the circuit components are determined, there is a fixed function relationship between the voltage and the current. Therefore, in this paper, a suitable ADC is selected and the SPI bus is utilized to connect the ADC with the main controller to realize the real-time acquisition of voltage equivalent. Collected voltage equivalent data are used as the reference value of the control voltage, and the reference value of the voltage is compared with the set value, and the precise control of voltage can be realized through closed loop feedback adjustment.
INTERFACE DESIGN BE-TWEEN FPGA AND AD7888

System Construction
The system structure is given in Figure 1 . The field programmable gate array (FPGA) is configured flexibly and is used as the main controller. Functional modules in FPGA include voltage sampling processing unit, forward pulse control unit and voltage adjustment unit. In the voltage sampling processing unit, the real-time monitoring of the voltage is realized by the ADC. The selection of AD Chips should take the speed, precision, power, cost and installation of the system into account. AD7888 is a 12 bit 8 channels ADC with the minimum and the lowest power consumption. The voltage adjustment in the voltage regulating unit is realized by controlling the MOSFET Q 1 on and off. The forward pulse control unit is used to generate the forward pulse waveform, changing the break time of Q 2 can output pulse waveform with different duty cycle.
AD7888's pin configurations are illustrated in Figure 2 . AD7888 uses a single power supply, working from 2.7V to 5.25V, and its maximum pass rate is 125kSPS. Its control words are introduced from the DIN pin to the 8 -bit, only written control register on the rising edge of the control clock (CLK). The serial interface timing diagram of AD7888 is illustrated in Figure 3 . The completion of a digital conversion requires 16 serial clock cycles, in which the control word is input to the control register on the rising edge of the first 8 clock pulses. The converted data are output bit by bit by the DOUT pin while the conversion results are read out. When using the chip, the chip select signal should be at least 10 ns earlier than the falling edge of SCLK, serial data after the analog-digital conversion should be output by DOUT within 100ns.
The SPI bus is a serial interface commonly used in AD7888, which has the characteristics of little connection and good independence. A typical SPI bus consists of a serial clock line (SCLK), a master output / slave input line (MISO) and a master input / slave output line (MISO) and a slave select line (SS). All of the data transfers are synchronized with the serial clock, and the transmission of 1Bit data requires a clock pulse. The control time series of SPI bus can be realized by FPGA through Verilog language programming.
The standard SPI bus IP core occupies more onchip resources. This design uses a simple method to simulate the analog SPI interface between FPGA and AD7888 by programming.
FPGA and AD7888 Verilog Interface Description
In order to guarantee the normal operation of AD7888, a periodic square wave should be input as a chip select signal at the / CS pin. The control clock is input from the CLK pin. The control word is written into the control register within AD7888 through DIN. The AD converted 12-bit data are output from DOUT to the FPGA's internal registers. According to the above requirements, the SPI bus interface module consists of four parts, including the clock generation module, the data input register, the control state machine and the shift register. The clock generation module divides the 50 MHz clock provided in the system to get the working clock CLK of the AD7888. The control register's reference clock is CLK. The control state machine controls the shift operation of the input / output shift register and generates the chip select signal / CS. The data in the input shift register is output by DIN. Data output via DOUT is stored in the output register through the output shift register. They combine into a complete 12-bit data. Figure 4 is the interface structure between the SPI bus and AD7888. The interface program is based on the working sequence and principle of the AD7888. The working clock of AD7888 should take into account the number of acquisitions of voltage value and the speed of acquisition. AD7888 work at full power and uses internal benchmarks to collect data from the AIN1 channel. According to the above setting, the control word put When starting to collect the voltage value, the chip select signal of AD7888 changes from high level to low level. 
Simulation and Verification
When the occupied space is relatively small, the data of AD7888 is collected by signaltap. Otherwise, use the serial port assistant to collect the voltage signal. Signaltap can capture and display real-time signals. In Figure 7 , both real-time data and average data over 30 acquisitions acquired from AD7888 can be observed. Serial port assistant can receive the binary data that FPGA outputs after connecting with FPGA through RS-232. The results are shown in Figure 8 . The duty cycle of Q1 is set to 7500 and the voltage equivalent value of the AD7888 is converted to 107 or 108 in decimal. Signaltap and Serial Assistant show the AD7888 analog to digital conversion of the average voltage value, and the design of the circuit voltage is expected, the functional simulation results are correct.
VOLTAGE ADJUSTMENT MODULE DESIGN
The main function of the voltage adjustment module is to make the pulse power supply accurately and quickly output the target voltage. Figure 9 shows the power supply voltage adjustment and measurement principle. The voltage across capacitor P 2 can be modified by adjusting the duty cycle of MOSFET Q 1 . The cycle / pulse width is used to represent the duty cycle in this article's programming and experimentation. In the power test stage, when Q 1 's duty cycle x is constant, the actual voltage V act of the capacitor P 2 can be measured by a multimeter, and the voltage equivalent V equ at the current duty cycle x can be monitored using the AD7888. Based on the above measurements, two functional relationships between the V equ and V act , x and V act can be established. Based on these two functional relationships, the voltage across P 2 can be adjusted to the error of the set voltage by adjusting the duty cycle of Q 1 . Figure 9 : the power supply voltage adjustment and measurement principle.
Pulse Power Experiment and Data Processing
In the pulse power experiment, the pulse width of the output pulse waveform is 50 μs and the duty cycle is 10. The pulse width of Q 1 is 1 μs, and its duty ratio varies between 1~10000. Some of the experimental data are given in 
The formula of function relation obtained by piecewise linear fitting is
The results obtained are shown in Figure 10 . The difference between the fitting value and the actual value obtained by the two fitting methods is shown in Figure 11 .
In Figure 10 , the fitting result of (a) is y=-94.995+3.364x (4)
The fitting result of (b) is y=-1468.854+4.192x The function is segmented when the V equ of P 2 is 1507. Figure 11 shows the difference between fitted values obtained by two methods and actual values. The fitted values obtained by the piecewise linear fitting method is far less than those obtained by the linear fitting method. Therefore, piecewise linear fitting is applied to the voltage adjustment module. In the experiment, the pulse width of Q 1 , Q 2 and the Q 2 duty cycle remain unchanged, Q 1 's duty cycle changes from 1~10000, the voltage equivalent value collected by AD7888 can be converted to the actual voltage value by this function relation. Figure 12 shows the fitting results between Q1's duty cycle and V act , y=10^5/(15.783+0.0295x)
The function relation between them is approximately inverse proportionate. 
The Principle of Voltage Adjustment and Its Verilog Implementation
Voltage adjustment is based on feedback adjustment. The method of voltage adjustment is to select the suitable duty cycle step length in different voltage intervals. When the setting voltage is V set , the principle of voltage adjustment is based on the functional relationship between V equ and V act , and the functional relationship between x(the duty cycle of Q 1 ) and V act . To make the power supply output to the set voltage, firstly, an approximate value x 0 of x is determined as an initial value by the function of the x and V act (The error of this function is larger). x changes in certain steps, at the same time, use the AD7888 to monitor the voltage obtained at the corresponding value of x. Secondly, convert V equ into V act through the functional relationship between V equ and V act . Thirdly, compare V act with V set . When | V act -V set | <20mV, keeps the value of x unchanged and output the voltage corresponding to x. Based on the above principle, the voltage adjustment process is optimized to enable the power supply to output the set voltage accurately and quickly. Obviously, the function between x and V act is similar to the inverse proportion. In the range of V act >6V, to prevent the occurrence of x<0 in the calculation, the interval above 6V in this functional relationship is approximately treated as a linear relationship. The function relations in other intervals remain unchanged. In order to obtain the initial duty cycle x0 closer to the exact value. From the function relation of x and V act , when V act is greater than 5V, V act varies by more than 30mV each time the value of x is changed by 1. If the step length of x is kept at 1, this will make the voltage fail to reach the set value. If the step length of x is too small, the voltage adjustment process will be slow. Therefore, different steps are selected in different range of x values to meet the needs of the power supply for accurate and rapid voltage adjustment. Voltage adjustment flow is shown in Figure 13 . 
Experimental Result
In the voltage adjustment experiment, the voltage values are set to 1V, 3V and 6V, respectively. Using a serial port assistant to receive real-time voltage equivalent values in the voltage adjustment process collected by AD7888. The results are given in Figure 14 . When the data is received at the 9600 baud rate, the voltage equivalent value can be stabilized within 15 sets of data. Therefore, when the error range of voltage adjustment is set within 30mV, the voltage adjustment module can be used to output an accurate and stable voltage within 10s. 
CONCLUSIONS
